

# UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No. 12463 (CA998-012)

Total Pages in this Submission 3

### TO THE ASSISTANT COMMISSIONER FOR PATENTS

<b>=</b> 5				<b>Canada</b>		Box Patent	Application		22.
<b>3</b>	Washington, D.C. 20231						50 E		
Transı invent				filing under 3	5 U.S.	.C. 111(a) and	37 C.F.R. 1.5	3(b) is a new utility patent ap	oplication (or see
MA	<b>PPI</b>	IG A	STACK 1	IN A STACK	MAC	HINE ENVIRO	ONMENT		ř <b>E</b>
and in	vente	d by	•						
Joh Tre	n Du	imovi ray-D	onald	Andrew Low	<b>7</b>				
lf a C	ONT	INUA	TION AF	PLICATION,	chec	k appropriate l	oox and supply	y the requisite information:	
	Conti	nuat	ion 🗆	Divisional		Continuation	-in-part (CIP)	of prior application No.:	
Whic	h is a	:							
	Conti	nuat	ion 🗆	Divisional		Continuation	-in-part (CIP)	of prior application No.:	
W∏nicl	h is a	:							
	Conti	nuat	ion 🗆	Divisional		Continuation	-in-part (CIP)	of prior application No.:	
Enclo	sed a	are:				Applicatio	n Elements		
Parties of the second of the s						, the linear in			
1.	×	Filin	g fee as	calculated an	d tran	smitted as des	scribed below		
1. 2.	X	Spe	cification	having	thi	irty (30)	_ pages and i	including the following:	
	a.	X	Descript	ive Title of th	e Inve	ention			
	b.		Cross R	eferences to	Relate	ed Applications	(if applicable	)	
	C.		Stateme	ent Regarding	Fede	rally-sponsore	d Research/D	evelopment (if applicable)	
	d.		Referen	ce to Microfic	he Ap	ppendix <i>(if appi</i>	icable)		
	e.	X	Backgro	und of the Inv	ventio	n			
	f.	X		mmary of the					
	g.	X		-		wings <i>(if drawi</i>	inas filed)		
	9. h.			•	10 D10	avingo (n aravn	ngo mou)		
		X		Description	1 D - 1 -				
	i.	X		as Classified		W			
	j.	X	Abstract	of the Disclo	sure				

# UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No. 12463 (CA998-012)

Total Pages in this Submission 3

### **Application Elements (Continued)** Drawing(s) (when necessary as prescribed by 35 USC 113) 3. a. 🗓 Formal Number of Sheets fourteen (14) Informal Number of Sheets ■ Oath or Declaration Newly executed (original or copy) Unexecuted a. 🗶 b. Copy from a prior application (37 CFR 1.63(d)) (for continuation/divisional application only) c. X With Power of Attorney ■ Without Power of Attorney **d**. □ DELETION OF INVENTOR(S) Signed statement attached deleting inventor(s) named in the prior application, see 37 C.F.R. 1.63(d)(2) and 1.33(b). Incorporation By Reference (usable if Box 4b is checked) The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein. Computer Program in Microfiche (Appendix) Nucleotide and/or Amino Acid Sequence Submission (if applicable, all must be included) a. Paper Copy b. Computer Readable Copy (identical to computer copy) c. Statement Verifying Identical Paper and Computer Readable Copy **Accompanying Application Parts** ★ Assignment Papers (cover sheet & document(s)) ☐ 37 CFR 3.73(B) Statement (when there is an assignee) 10. English Translation Document (if applicable) Copies of IDS Citations

Express Mail (Specify Label No.): EL241884235US

12. Preliminary Amendment

14. X Certificate of Mailing

Acknowledgment postcard

First Class

### **UTILITY PATENT APPLICATION TRANSMITTAL** (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No. 12463 (CA998-012)

Total Pages in this Submission 3

#### **Accompanying Application Parts (Continued)**

Certified Copy of Priority Document(s) (if foreign priority is claimed) 16. Additional Enclosures (please identify below): **Claim of Priority** Executed Associate Power of Attorney and Request for Change of Mailing Address **Fee Calculation and Transmittal CLAIMS AS FILED** For #Filed #Allowed #Extra Rate Fee \$54.00 **Total Claims** 23 3 - 20 = \$18.00 Х Indep. Claims 3 - 3 = 0 \$78.00 \$0.00 Х Multiple Dependent Claims (check if applicable) \$0.00 \$760.00 **BASIC FEE** OTHER FEE (specify purpose) \$40.00 **Recordation of Assignment** TOTAL FILING FEE \$854.00 A check in the amount of to cover the filing fee is enclosed. The Commissioner is hereby authorized to charge and credit Deposit Account No. 50-0510/IBM as described below. A duplicate copy of this sheet is enclosed. ■ Charge the amount of the control of the cont \$854.00 as filing fee. Credit any overpayment. Charge any additional filing fees required under 37 C.F.R. 1.16 and 1.17. Charge the issue fee set in 37 C.F.R. 1.18 at the mailing of the Notice of Allowance, pursuant to 37 C.F.R. 1.311(b). Signature

Dated: **June 10, 1999** 

Richard L. Catania, Reg. No.: 32,608 Scully, Scott, Murphy & Presser

400 Garden City Plaza

Garden City, New York 11530

(516) 742-4343

#### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Graham Chapman, et al. Docket: 12463

Serial No.: To be assigned Dated: May 31, 1999

Filed: Herewith

For: MAPPING A STACK IN A STACK MACHINE ENVIRONMENT

Assistant Commissioner for Patents Washington, D.C. 20231

## ASSOCIATE POWER OF ATTORNEY AND REQUEST FOR CHANGE OF MAILING ADDRESS

Sir:

Applicant(s), by (his/her/their) attorneys of record, hereby grant(s) an Associate Power of Attorney to:

RICHARD L. CATANIA, Reg. No. 32,608; FRANK S. DIGIGLIO, Reg. 31,346; KENNETH L. KING, Reg. No. 24,223; STEPHEN D. MURPHY, Reg. No. 22,002; LEOPOLD PRESSER, Reg. No. 19,827; and JOHN S. SENSNY, Reg. No. 28,757

with full power of substitution to prosecute this application and transact all business in the United States Patent and Trademark Office in connection therewith.

Applicant(s) further request(s) that all future correspondence in connection with this application be directed and addressed to:

RICHARD L. CATANIA, ESQ.
SCULLY, SCOTT, MURPHY AND PRESSER
400 Garden City Plaza
Garden City, New York 11530
Direct all telephone calls to: (516) 742-4343.

Respectfully submitted

Reg. No. 36,266

International Business Machines Corporation Thomas J. Watson Research Center Route 134/Kitchawan Road P.O. Box 218 Yorktown Heights, New York 10598

#### MAPPING A STACK IN A STACK MACHINE ENVIRONMENT

#### BACKGROUND OF THE INVENTION

5

#### Technical Field

10

This invention relates generally to the field of memory optimization, and provides, in particular, a method for mapping the dynamic memory stack in a programming language environment such as Java.

#### Prior Art

15

.

12 party

Salare denne string

**D** 20

25

30

Java programs (as well as those in other object-oriented or OO languages) require the allocation of dynamic storage from the operating system at run-time. This run-time storage is allocated as two separate areas known as the "heap" and the "stack". The stack is an area of addressable or dynamic memory used during program execution for allocating current data objects and information. Thus, references to data objects and information associated with only one activation within the program are allocated to the stack for the life of the particular activation, Objects (such as classes) containing data that could be accessed over more than one activation must be heap allocated or statically stored for the duration of use during run-time.

Because modern operating systems and hardware platforms make available increasingly large stacks, modern applications have correspondingly grown in size and complexity to take advantage of this available memory. Most applications today use a great deal of dynamic memory. Features such as multitasking and multithreading

increase the demands on memory. OO programming languages use dynamic memory much more heavily than comparable serial programming languages like C, often for small, short-lived allocations.

5

The effective management of dynamic memory, to locate useable free blocks and to deallocate blocks no longer needed in an executing program, has become an important programing consideration. A number of interpreted OO programming languages such as Smalltalk, Java and Lisp employ an implicit form of memory management, often referred to as garbage collection, to designate memory as "free" when it is no longer needed for its current allocation.

15 15

Alexander County of Street

10

Serious problems can arise if garbage collection of an allocated block occurs prematurely. For example, if a garbage collection occurs during processing, there would be no reference to the start of the allocated block and the collector would move the block to the free memory list. If the processor allocates memory, the block may end up being reallocated, destroying the current processing. This could result in a system failure.

20

25

W.

A block of memory is implicitly available to be deallocated or returned to the list of free memory whenever there are no references to it. In a runtime environment supporting implicit memory management, a garbage collector usually scans or "walks" the dynamic memory from time to time looking for unreferenced blocks and returning them. The garbage collector starts at locations known to contain references to allocated

blocks. These locations are called "roots". The garbage collector examines the roots and when it finds a reference to an allocated block, it marks the block as referenced. If the block was unmarked, it recursively examines the block for references. When all the referenced blocks have been marked, a linear scan of all allocated memory is made and unreferenced blocks are swept into the free memory list. The memory may also be compacted by copying referenced blocks to lower memory locations that were occupied by unreferenced blocks and then updating references to point to the new locations for the allocated blocks.

The assumption that the garbage collector makes when attempting to scavenge or collect garbage is that all stacks are part of the root set of the walk. Thus, the stacks have to be fully described and walkable.

In programming environments like Smalltalk, where there are no type declarations, this is not particularly a problem. Only two different types of items, stack frames and objects, can be added to the stack. The garbage collector can easily distinguish between them and trace references relating to the objects.

The state of the s

**1**5

However, the Java programming language also permits base types (i.e., integers) to be added to the stack. This greatly complicates matters because a stack walker has to be more aware how to view each stack slot. Base types slots must not be viewed as pointers (references), and must not be followed during a walk.

Further, the content of the stack may not be static, even during a single allocation. As a method runs, the stack is used as a temporary "scratch" space, and an integer might be pushed onto the stack or popped off it, or an object pushed or popped at any time. Therefore, it is important to know during the execution of a program that a particular memory location in the stack contains an integer or an object.

The changing content of a stack slot during method execution can be illustrated with the following simple bytecode sequence of the form:

ICONST 0

POP

NEW

<u>POP</u>

RETURN

As this is run, an integer, zero (0), is pushed onto the top of the stack, then popped so that the stack is empty. Then an object (pointer) is pushed onto the top of the stack, and then popped so that the stack is again empty. Schematically, the stack sequence is:

25

, 12 m

20

5

10

**I** 15

The true street street street street

OBJECT

5

10

**1** 15

Harry Literal

1

In this sequence, the constant 0 and the object share the same stack location as the program is running. Realistically, this sequence would never result in a garbage collection. However, in the naive case, if garbage collection did occur just after the integer was pushed onto the stack, the slot should be ignored, not walked, because it contains only an integer, whereas if a garbage collection occurred after the object had been pushed onto the stack, then the slot would have to be walked because it could contain the only reference to the object in the system. In addition, if the object on the stack had been moved to another location by compaction, then its pointer would have to be updated as well.

**= 20** 

Thus, the stack walker has to have a scheme in place to determine which elements to walk and which to skip on the stack.

25

One solution proposed by Sun Microsystems, Inc in its U.S. Patent No. 5,668,999 for "System and Method for Pre-Verification of Stack Usage in Bytecode Program Loops", is to calculate the stack shapes for all bytecodes prior to program execution, and to store as a "snapshot", the state of a virtual stack paralleling typical stack operations required during the execution of The virtual stack is used to verify a bytecode program. that the stacks do not underflow or overflow.

30

includes multiple, pre-set entry points, and can be used as a stack map in operations such as implicit memory management.

However, the creation of a virtual stack of the whole program can be costly in terms of processing time and memory allocation, when all that may be required is a stack mapping up to a specific program counter (PC) in the stack, for a garbage collector to operate a limited number of times during program execution.

#### SUMMARY OF THE INVENTION

It is therefore an object of the present invention to provide mapping for any PC location on the stack. Then, if a garbage collection occurs, the shape of the stack can be determined for that part of the stack frame.

It is also an object of the present invention to provide a method for mapping the shape of a portion of the stack for use either statically, at method compilation, or dynamically, at runtime.

A further object of the invention is to provide memory optimizing stack mapping.

The stack mapper of the present invention seeks to determine the shape of the stack at a given PC. This is accomplished by locating all start points possible for a given method, that is, at all of the entry points for the method and all of the exception entry points, and trying to find a path from the beginning of the method to the PC in question. Once the path is found, a simulation is run

15

30

5

10

of the stack through that path, which is used as the virtual stack for the purposes of the garbage collector. Accordingly, the present invention provides a method for mapping a valid stack up to a destination program counter through mapping a path of control flow on the stack from any start point in a selected method to the destination program counter and simulating stack actions for executing bytecodes along said path. In order to map a path of control flow on the stack, bytecode sequences are processed linearly until the control flow is interrupted. As each bytecode sequence is processed, unprocessed targets from any branches in the sequence are recorded for future processing. The processing is repeatedly interactively, starting from the beginning of the method and then from each branch target until the destination program counter has been processed. Preferably a virtual stack is generated from the simulation, which is encoded and stored on either the stack or the heap.

#### BRIEF DESCRIPTION OF THE DRAWINGS

Preferred embodiments of the present invention will now be described, by way of example only, with reference to the accompanying drawings in which:

Figure 1A is a flow diagram outlining the steps taken by the stack mapper according to the present invention to map the shape of the stack to a given program counter during two passes;

Figure 1B is a flow diagram, similar to Figure 1A, illustrating the processing of a bytecode sequence at one point in the method of Figure 1A;

Figure 2 is a schematic diagram of a sample segment of stack slots for illustrating the method of operation of the invention;

Figure 3, consisting of Figures 3A through 3I, is a schematic illustration of the changes in three tables in memory used to track the processing of the individual program counters during the mapping of the sample segment of Figure 2, according to the preferred embodiment of the invention;

Figure 4 is a schematic illustration of a compiled method stored on the heap which includes static storage of a stack map generated during compilation of the method; and

Figure 5 is a schematic illustration of a stack constructed for a method which provides storage for a stack map generated dynamically at runtime.

## DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS OF THE INVENTION

"The Java Virtual Machine Specification" details the set of operations that a Java virtual machine must perform, and the associated stack actions. Not included in the Java specification are some more stringent requirements about code flow. These are specified in the bytecode verifier (discussed in detail in Sun's U.S. Patent No. 5,668,999, referenced above). Code sequences that allow for different stack shapes at a given PC are not allowed because they are not verifiable. Sequences that cause the stack to grow without bound are a good example.

디 디 15

The live that the feet the feet

**3** 20

The state of the s

Thus, the following code is not legal:

x: ICONST1

5

10

**1**5

Gerre Level Greek Committee Committe

10, 10

1

25

30

**20** 

GOTO x

because it creates an infinite loop and a never-ending stack.

The present invention is described in the context of a Java programming environment. It can also apply to any environment that prohibits the use of illegal stack statements in a manner similar to that provided by the Java bytecode verifier.

The shape of the stack is determined by the control flows, the path or paths, within the method for which the stack frame was or will be constructed. Therefore, in the method of the present invention, a path from any start point of the method to a selected PC is located, and then the stack actions for the bytecodes along the path are simulated. The implementation of this method in the preferred embodiment is illustrated in more detail in the flow diagrams of Figures 1A and 1B, and discussed below.

Figure 2 is a sample of stack layout 200 for a method, to illustrate the preferred embodiment. (In the example, "JSR" refers to a jump to a subroutine, a branch with a return, and "IF EQ 0" is a comparison of the top of the stack against zero.) A linear scanning of these PCs as they are laid out in memory, starting at the beginning of the method and walking forward to a selected destination, such as PC 7, is not appropriate. The linear scan would omit the jump at PC 2 to the subroutine at PC 6,

resulting in a break in the stack model without knowledge of how to arrive at the selected PC.

Returning to Figure 1, the input to the method of the invention is the destination PC for the method and the storage area destination to which the resulting information on the stack shape will be written (block 100). When the mapping occurs at runtime, the definition of the storage destination will point to a location on the stack; when the mapping occurs at compile time, the pointer will be into an array for storage with the compiled method on the heap. The different uses of the invention for stack mapping at runtime and at compilation are discussed in greater detail below.

Memory for three tables, a seen list, a branch map table and a to be walked list, are allocated and the tables are initialized in memory (block 102). In the preferred embodiment, the memory requirement for the tables is sized in the following manner. For the seen list, one bit is reserved for each PC. This is determined by looking at the size of the bytecode array and reserving one bit for each bytecode. Similarly, two longs are allocated for each bytecode or PC in both the to be walked list and the branch map table. The bit vector format provides a fast implementation.

The three tables are illustrated schematically in Figure 3 for the code sequence given in Figure 2: Figure 3A shows the state of these tables at the beginning of the stack mapper's walk; Figures 3B through 3I show the

30

5

10

15

3

20

varying states of these tables as the stack mapper walks this code sequence.

The seen list is used in the first pass of the stack mapper to identify bytes which have already been walked, to avoid entering an infinite loop. At the beginning of the walk, no bytes in the given sequence are identified as having been seen. The to be walked list provides a list of all known entry points to the method. At the beginning of the stack mapper's walk, the to be walked list contains the entry point to the method at byte zero (0) and every exception handler address for the selected method. The branch map is initially empty.

Once these data structures are initialized, the first element from the to be walked list is selected (block 104) and the sequence of bytecodes is processed (block 106) in a straight line according to the following criteria or states and as illustrated in the flow diagram of Figure 1B. As each bytecode is selected for processing, it is added to the seen list (block 150). The actions taken in processing the bytecode are determined by the state that defines it:

state 0: flow unaffected (block 152), advance to next bytecode, if any (blocks 154, 156)

state 1: branch conditional (block 158), if branch target has not yet been seen (block 160), then add it to the to be walked list (block 162), and in any event, advance to next bytecode, if any (blocks 154, 156)

CA998-012

-11-

15 15 20

25

30

5

state 2: branch unconditional (block 164), if the branch target has not yet been seen (block 165), add it to the to be walked list (block 166) and end the straight walk (block 168) 5 jump to subroutine (JSR) (block 170), if branch state 3: target has not yet been seen (block 160), the add it to the to be walked list (block 162), and in any event, advance to the 10 next bytecode, if any (blocks 154, 156) return (block 172) ends the straight walk state 4: (block 168) 15 state 5: table bytecode (block 174), if branch targets have not yet been seen (block 165), then add them to the to be walked list (block 166), and end the straight walk (block 168) **z** 20 state 6: wide bytecode (block 176), calculate size of bytecode to determine increment to next bytecode (block 178) and advance to next bytecode, if any (blocks 154, 156) state 7: breakpoint bytecode (block 180), retrieve the 25 actual bytecode and its state (block 182), and then process the actual bytecode (starting at block 150)

The state of the s

30

State 0 defines a byte that does not cause a branch or

any control flow change. For example, in the sample

sequence of Figure 2, A LOAD does not affect the flow and would be processed as state 0.

A conditional branch (state 1) has two states; it can either fall through or go to destination. As the stack mapper processes a conditional branch, it assumes a fall through state, but adds the branch target to the to be walked list in order to process both sides of the branch. Figure 2 contains a conditional branch at bytes 4, 5. However, if a branch target has already been walked (according to the seen list), then the target is not added (block 156 in Figure 1B).

A JSR is a language construct used in languages like Java. It is similar to an unconditional branch, except that it includes a return, similar to a function call. It is treated in the same way as a conditional branch by the stack mapper. Figure 2 contains a JSR to byte 6 at byte 2.

Table bytecodes includes lookup tables and table switches (containing multiple comparisons and multiple branch targets). These are treated as an unconditional branch with multiple branches or targets; any targets not previously seen according to the seen list are added to the to be seen list.

Temporary betch and store instructions are normally one or two bytes long. One byte is for the bytecode and one byte is for the parameter unless it is inferred by the bytecode. However, Java includes an escape sequence which sets the parameters for the following bytecode as

30

5

10

**I** 15

See See See See See

1111

25

10

Breakpoints are used for debugging purposes. The breakpoint has overlaid the actual bytecode in the sequence, so is replaced again by the actual bytecode. Processing of the bytecodes in the sequence continues until terminated (eg., by an unconditional branch or a return), or when there are no more bytecodes in the sequence. Returning to Figure 1A, if the selected PC was not seen during the walk because it is not found on the seen list (block 108), the next element on the to be walked list is selected (block 104) and the bytecode sequence from it processed (block 106) following the same steps in Figure 1B until the selected PC has been walked

To the second se

Thus, the processing of the bytecode sequence in Figure 2, given PC7 as the destination PC, would be performed as follows:

25

Figure 3A: At commencement, there would be only one element, PC 0 in the to be seen list 308.

30

Figure 3B: PC 0 is marked as "seen" in the seen list 310 and removed from the to be seen list 312. A LOAD does not affect the control flow; it is state 0. The stack mapper moves on to the next byte, PC 1.

CA998-012

(block 108 in Figure 1A).

5	Figure 3C:	PC 1 is marked as "seen" in the seen list 314. The byte is again A LOAD, state 0, so the stack mapper moves on to the next PC.
10	Figure 3D:	PC 2 ("JSR") is treated in the first pass as a conditional branch. Once PC 2 is added to the seen list 316, its target PC 6 is added to the to be walked list 320 and the branch PC 6 (destination PC 304) / PC 2 (source branch 306) is added to the branch list 318.
15	Figure 3E:	The I LOAD of PC 3 is state 0, so the stack mapper moves to the next byte after adding PC 3 to the seen list 324.
20	Figure 3F:	PC 4 is a conditional branch. After adding PC 4 to the seen list 326, the stack mapper attempts to add its target, PC 0, to the to be seen list 320, but cannot because PC 0 is already on the seen list 326.
25	Figure 3G:	At the return of PC 5, code flow stops (state 4), ending the stack walk after PC 5 has been added to the seen list 328.
30	seen the destinual. Since it	the stack mapper determines whether it has nation PC 7 (as per block 108 in Figure has not, the stack mapper begins we line of bytecodes from the next entry on

the to be walked list (block 104). According to the sample of Figure 2, the next PC on the to be walked list 320 in Figure 3G) is PC 6, the conditional branch from PC 2. Therefore, after marking PC 6 as seen (seen list 330, Figure 3H), the stack mapper processed the PC according to state 0 and proceeds to the next bytecode, which is PC 7. PC 7 is marked as seen (seen list 332, Figure 3I), and the walk ends again because it has encountered a fresh return (state 4).

10

5

Once the selected PC has been walked (block 108), the path to the destination is calculated in reverse (block 110) by tracing from the destination PC 304 to the source PC 306 on the branch map list. In the example, the reverse flow is from PC 7 to PC 6 to PC 2. Because there is no comparable pairing of PC 2 with any other designated PC, it is assumed that PC 2 flows, in reverse, to PC 0. The reverse of this mapping provides the code flow from the beginning of the method to the destination PC 7, that is:

20 21 21

**1**5

PC 0 -> PC 2 -> PC 6 -> PC 7.

25

This is the end of the first pass of the stack mapper over the bytecodes.

30

In the second pass, the stack mapper creates a simulation of the bytecodes (block 112) during which the stack mapper walks the path through the method determined from the first pass simulating what stack action(s) the virtual machine would perform for each object in this bytecode sequence. For many of the bytecode types (eg.,

A LOAD), the actions are table driven according to previously calculated stack action (pushes and pops) sequences.

Fifteen types of bytecodes are handled specially, mainly because instances of the same type may result in different stack action sequences (eg., different INVOKES may result in quite different work on the stack).

An appropriate table, listing the table-driven actions and the escape sequences in provided in the Appendix hereto. A virtual stack showing the stack shape up to the selected PC is constructed in memory previously allocated (block 114). In the preferred embodiment, one CPU word is used for each stack element.

The virtual stack is then recorded in a compressed encoded format that is readable by the virtual machine (block 116). In the preferred embodiment, each slot is compressed to a single bit that essentially distinguishes (for the use of the garbage collector) between objects and non-objects (eg., integers).

The compressed encoded stack map is stored statically in the compiled method or on the stack during dynamic mapping. In the case of static mapping, a stack map is generated and stored as the method is compiled on the heap. A typical compiled method shape for a Java method is illustrated schematically in Figure 4. The compiled method is made up of a number of fields, each four bytes in length, including the object header 400, bytecodes 402, start PC 404, class pointers 406, selector 408, Java flags 410 and laterals 414. According to the invention,

10

20

25

the compiled method also includes a field for the stack map 412. The stack map field 412 includes an array that encodes the information about the temps or local variables in the method generated by the stack mapper in the manner described above, and a linear stack map list that a garbage collector can use to access the stack shape for a given destination PC in the array by calculating the offset and locating the mapping bits in memory.

10

5

A stack map would normally be generated for static storage in the compiled method when the method includes an action that transfer control from that method, such as invokes, message sends, allocates and resolves.

The stack map can also be generated dynamically, for example, when an asynchronous event coincides with a garbage collection. To accommodate the map, in the preferred embodiment of the invention, empty storage is left on the stack.

20

25

Figure 5 illustrates a stack frame 500, having standard elements, such as an area for temps or arguments pushed by the method 502, laterals or the pointer the compiled method 504 (which also gives access to the stack map in the compiled method) and a back pointer 506 pointing to the previous stack frame. A small area of memory 508, possibly only four bytes, is left empty in the frame but tagged as needing dynamic mapping. An advantage of this is that if this stack frame 500 is deep in the stack, once the dynamic mapping has taken place, the frame will be undisturbed and is available for future activations.

30

The area on the stack for dynamic stack mapping 508 can be allocated whenever a special event occurs such as timer or asynchronous events and debugging, as well as for invokes, allocates and resolves discussed above.

5

10

While the invention has been particularly shown and described with respect to preferred embodiments thereof, it will be understood by those skilled in the art that the foregoing and other changes in form and details may be made therein without departing from the spirit and scope of the invention.

#### APPENDIX

5	Simulation Act	cion Keys:	
10	o. pop. u. push i U. push o d. dup 1. dupx1 2. dupx2 3. dup2 4. dup2x1 5. dup2x2	bject	
15	s. swap j. jsr m. multia: 1. ldc	newarray	
20 11 17 25	g. get(fi	(static virtual i eld/static) eld/static)	nterface special)
<b>#</b>	# Name S: 0 nop 1 aconstnull 2 iconstm1 3 iconst0	imulation Action 'U' 'u' 'u'	Walk Action 0x00 0x00 0x00 0x00
1 30 1 1 30 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	4 iconst1 5 iconst2 6 iconst3 7 iconst4 8 iconst5	'u' 'u' 'u' 'u'	0x00 0x00 0x00 0x00
35	9 lconst0 10 lconst1 11 fconst0 12 fconst1 13 fconst2 14 dconst0	'uu' 'uu' 'u' 'u' 'u' 'u'	$0 \times 0 0$
40	15 dconst1 16 bipush 17 sipush 18 ldc 19 ldcw	'uu' 'u' 'u' '1'	0x00 0x00 0x00 0x00 0x00
45	20 ldc2w	'uu'	0x00

	0.1	11 1		0 00
	21	iload	'u'	$0 \times 00$
	22	lload	'uu'	$0 \times 00$
	23	fload	'u'	$0 \times 00$
5	24 25	dload	'uu'	0x00
3	25 26	aload	' U '	$0 \times 00$
	26 27	iload0	'u'	0x00
	27	iload1	'u'	$0 \times 00$
	28	iload2	'u'	$0 \times 00$
10	29	iload3	'u'.	0x00
10	30	110ad0	'uu'	$0 \times 00$
	31	lload1	'uu'	$0 \times 00$
	32	lload2	'uu'	$0 \times 00$
	33 34	lload3	'uu'	$0 \times 00$
15		fload0	'u'	$0 \times 00$
13	35	fload1	'u'	$0 \times 00$
	36 27	fload2	'u'	$0 \times 00$
	37	fload3	'u'.	$0 \times 00$
	38	dload0	'uu'	$0 \times 00$
20	39	dload1	'uu'	$0 \times 00$
	40	dload2	'uu'	$0 \times 00$
	41	dload3	'uu'	$0 \times 00$
716.9 5 . 1	42	aload0	' U '	$0 \times 00$
25	43	aload1	۱ <del>۱</del> ۲	$0 \times 00$
14 	44	aload2	'U'	$0 \times 00$
<b>2</b> 5	45 46	aload3	'U'	$0 \times 0.0$
The state of the s	46	iaload	'oou'	$0 \times 0.0$
	47	laload	'oouu'	$0 \times 00$
ende Jest generalism 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	48	faload	'oou'	$0 \times 0.0$
<sup>2</sup> 30	49 50	daload	'oouu'	$0 \times 0.0$
30	50 51	aaload	' 00U '	$0 \times 0.0$
· Birthirm	51 52	baload	'oou'	$0 \times 0.0$
	52 53	caload	'oou'	$0 \times 0.0$
30 1 1 1 35	5 <i>4</i>	saload	'oou'	$0 \times 0.0$
<b>2</b> 35	5 <del>4</del> 55	istore 1store	101	$0 \times 0.0$
	56		100	$0 \times 0.0$
The second secon	57	fstore	101	$0 \times 0.0$
	58	dstore astore	'00'	$0 \times 0.0$
	59	istore0	101	$0 \times 0.0$
40	60	istore1	101	$0 \times 0.0$
40	61	istore2		$0 \times 0.0$
	62	istore3	101	0x00
	63	1store0	101	$0 \times 0.0$
			'00'	0x00
45	64 65	1store1	1001	0x00
7.3	66	1store2	1001	$0 \times 00$
	67	1store3	1001	$0 \times 0.0$
	0 /	fstore0	'0'	0x00

	68 69	fstore1	101	0x00
	70	fstore2	101	0x00
	71	fstore3 dstore0	101	$0 \times 00$
5	7 <u>1</u> 72	dstore1	1001	$0 \times 00$
5	73	dstore2	1001	$0 \times 00$
	73 74	dstore3	1001	$0 \times 00$
	7 <u>4</u> 75	astore0	'00'	$0 \times 00$
	75 76	astore1	101	$0 \times 0.0$
10	73 77	astore2	101	0x00
10	7 <i>7</i>	astore3	101	$0 \times 0.0$
	79	iastore		0x00 $0x00$
	80	lastore	'000' '0000'	0x00
	81	fastore	1000	0x00
15	82	dastore	'0000'	0x00
13	83	aastore	'000'	0x00
	84	bastore	'000'	0x00
	85	castore	1000	0x00
	86	sastore	10001	0x00
20	87	pop	101	0x00
	88	pop2	'00'	0x00
Marie Marie W 1 d	89	dup	'd'	0x00
7	90	dupx1	'1'	0x00
5 11 11 12 12 25	91	dupx2	121	0x00
直 25	92	dup2	131	0x00
1 No. 100 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	93	dup2x1	141	0x00
TOTAL	94	dup2x2	'5'	$0 \times 00$
Trace of the control	95	swap	' S '	$0 \times 00$
	96	iadd	'oou'	$0 \times 00$
30	97	ladd	'0000uu'	$0 \times 00$
30 51	98	fadd	'oou'	$0 \times 00$
105 7 1_1	99	dadd	'0000uu'	0x00
4 155 ag	100	isub	'oou'	$0 \times 00$
Talente	101	lsub	'0000uu'	$0 \times 00$
马 35 - 三	102	fsub	'oou'	0x00
12.1	103	dsub	'0000uu'	0x00
	104	imul	'oou'	0x00
	105	lmul	'0000uu'	$0 \times 00$
40	106	fmul	'oou'	$0 \times 00$
40	107	dmul	'0000uu'	$0 \times 00$
	108	idiv	'oou'	$0 \times 00$
	109	ldiv	'0000uu'	0x00
	110	fdiv	'oou'	0x00
15	111	ddiv	'oooouu'	$0 \times 00$
45	112	irem	'oou'	$0 \times 00$
	113	lrem	'oooouu'	$0 \times 00$
	114	frem	'oou'	$0 \times 00$

		115	drem	'0000uu'	0x00
		116	ineg	'ou'	0x00
		117	lneg	'oouu'	0x00
		118	fneg	'ou'	$0 \times 00$
	5	119	dneg	'oouu'	$0 \times 00$
		120	ishl	'oou'	$0 \times 00$
		121	lshl	'ooouu'	0x00
		122	ishr	'oou'	0x00
		123	lshr	'ooouu'	0x00
	10	124	iushr	'oou'	0x00
		125	lushr	'ooouu'	0x00
		126	iand	'oou'	0x00
		127	land	'oooouu'	$0 \times 00$
		128	ior	'oou'	0x00
	15	129	lor	'0000uu'	0x00
		130	ixor	'oou'	0x00
		131	lxor	'0000uu'	0x00
		132	iinc	1 1	0x00
,	•	133	i21	'ouu'	0x00
gama, Z	20	134	i2f	'ou'	0x00
imi T		135	i2d	'ouu'	$0 \times 00$
		136	12i	'oou'	$0 \times 00$
		137	12f	'oou'	$0 \times 00$
:4 .a. /	25	138	12d	'oouu'	$0 \times 00$
<b>WE 4</b>	23	139 140	f2i f21	'ou'	$0 \times 00$
		141	f2d	'ouu'	$0 \times 00$
		142	d2i	'ouu' 'oou'	$0 \times 00$ $0 \times 00$
		143	d21	'oouu'	0x00
:: :::::::::::::::::::::::::::::::::::	30	144	d2f	'oou'	0x00
		145	i2b	'ou'	$0 \times 00$
		146	i2c	'ou'	0x00
Transport		147	i2s	'ou'	0x00
A CANADA		148	lcmp	'0000u'	$0 \times 00$
	35	149	fcmpl	'oou'	$0 \times 00$
		150	fcmpg	'oou'	$0 \times 00$
		151	dcmp1	'0000u'	0x00
		152	dcmpg	'0000u'	0x00
		153	ifeq	101	$0 \times 01$
4	10	154	ifne	101	$0 \times 01$
		155	iflt	101	$0 \times 01$
		156	ifge	101	0x01
		157	ifgt	101	0x01
		158	ifle	101	0x01
4	-5	159	ificmpeq	'00'	0x01
		160	ificmpne	'00'	0x01
		161	ificmplt	1001	0x01

		162	ificmpge	1001		$0 \times 01$
		163	ificmpgt	1001		$0 \times 01$
		164	ificmple	1001		0x01
		165	ifacmpeq	00'		0x01
	5	166	ifacmpne	1001		0x01
		167	goto	1 1		0x02
		168	jsr	ייָי		0x03
		169	ret	'on'		0x04
		170	tableswitch	101		0x05
	10	171	lookupswitch	101		$0 \times 05$
		172	ireturn	101		$0 \times 04$
		173	1return	00'		$0 \times 04$
		174	freturn	101		$0 \times 04$
		175	dreturn	1001		$0 \times 04$
	15	176		101		$0 \times 04$
		177		1 1		0x04
		178	getstatic	'g'		$0 \times 00$
		179		'p'		$0 \times 00$
		180	getfield	'g'		$0 \times 00$
	20	181	putfield	'p'		$0 \times 00$
		182	invokevirtual	'i'		$0 \times 00$
200 100 100 100 100 100 100 100 100 100		183	invokespecial	'i'		$0 \times 00$
7517227		184	invokestatic	'i'		00x0
The state of		185	invokeinterface	ıiı		$0 \times 00$
of catalog.	25	187	new	י טי		0x00
3 EM		188	newarray	'UO'		0x00
Hant Hant		189	anewarray	'UO'		0x00
		190	arraylength	'ou'		$0 \times 00$
		191	athrow	'ou'		$0 \times 04$
	30	192	checkcast	1 1		0x00
47000		193		'ou'		$0 \times 00$
		194		'0'		0x00
		195		101		$0 \times 00$
12:50 12:50 12:50 13:50		196	***************************************	1 1		0x06
	35	197	multianewarray	' m '		0x00
1.1.1		198		0'		0x01
		199		0'		0x01
		200	900011	I I		0x02
		201		'j'		0x03
2	40	202	breakpoint "		0x07	

1

4

5

6

7

1

2

#### **CLAIMS**

Having thus described our invention, what we claim as new, and desire to secure by Letters Patent is:

1	1. A method for mapping a valid stack up to a destination program counter,
2	comprising:
3	mapping a path of control flow on the stack from any start point in a
4	selected method to the destination program counter; and
5	simulating stack actions for executing bytecodes along said path.

2. The method of claim 1 wherein the step of mapping a path of control flow on the stack comprises:

processing a first linear bytecode sequence until the control flow is interrupted; and recording unprocessed targets from any branches in the first linear bytecode sequence for future processing.

3. The method of claim 2 wherein the step of mapping a path of control flow on the stack further comprises:

processing an additional bytecode linear sequence until the control flow is interrupted; and

recording unprocessed targets from any branches in the additional linear bytecode sequence for future processing, where the destination program counter was not reached during an earlier processing of a linear bytecode sequence.

4. The method of claim 2 wherein the step of processing any linear bytecode sequence comprises:

3	determining if a bytecode in said any linear bytecode sequence is a breakpoint
4	with a pointer to bytecode data; and
5	replacing the breakpoint with the bytecode data.
1	5. The method of claim 3 wherein the step of processing any linear bytecode
2	sequence comprises:
3	determining if a bytecode in said any linear bytecode sequence is a breakpoint
4	with a pointer to bytecode data; and
5	replacing the breakpoint with the bytecode data.
1	6. The method of claim 1 wherein the step of simulating stack actions executing the
2	bytecodes along the path further comprises generating a virtual stack.
1	7. The method of claim 6, further comprising:
2	encoding the virtual stack as a bitstring and storing the bitstring at a selected
3	destination for use in memory management operations.
1	8. The method of claim 7, wherein the step of storing the bitstring comprises storing
2	the bitstring to the selected method as compiled on a heap.
1	9. The method of claim 7, wherein the step of storing the bitstring comprises storing
2	the bitstring to a pre-allocated area on the stack.
1	10. The method of claim 1 wherein the step of simulating stack actions executing the
2	bytecodes along the path further comprises:
3	inserting pre-determined stack actions for bytecodes maintaining the control flow
4	in the selected method; and
	CA998-012 -26-

5	calculating stack actions for bytecodes transferring the control flow from the
6	selected method.
1	11. A method for mapping a Java bytecode stack up to a destination program counter
2	comprising:
3	mapping a path of control flow on the stack from any start point in a selected
4	method to the destination program counter; and
5	simulating stack actions for executing bytecodes along said path.
1	12. The method of claim 11 wherein the step of mapping a path of control flow on
2	the stack comprises:
3	processing a first linear bytecode sequence until the control flow is interrupted;
4	and recording unprocessed targets from any branches in the first linear bytecode
5	sequence for future processing.
1	13. The method of claim 12 wherein the step of mapping a path of control flow on
2	the stack further comprises:
3	processing an additional bytecode linear sequence until the control flow is
4	interrupted; and
5	recording unprocessed targets from any branches in the additional linear bytecode
6	sequence for future processing, where the destination program counter was not
7	reached during an earlier processing of a linear bytecode sequence.
1	14. The method of claim 12 wherein the step of processing any linear bytecode
2	sequence comprises:
3	determining if a bytecode in said any linear bytecode sequence is a breakpoint
4	with a pointer to bytecode data; and


5	replacing the breakpoint with the bytecode data.
1	15. The method of claim 13 wherein the step of processing any linear bytecode
2	sequence comprises:
3	determining if a bytecode in said any linear bytecode sequence is a breakpoint
4	with a pointer to bytecode data; and
5	replacing the breakpoint with the bytecode data.
1	16. The method of claim 11 wherein the step of simulating stack actions executing the
2	bytecodes along the path further comprises generating a virtual stack.
1	17. The method of claim 16 further comprising:
2	encoding the virtual stack as a bitstring and storing the bitstring at a selected
3	destination for use in memory management operations.
1	18. The method of claim 17, wherein the step of storing the bitstring comprises
2	storing the bitstring to the selected method as compiled on a heap.
1	19. The method of claim 17, wherein the step of storing the bitstring comprises
2	storing the bitstring to a pre-allocated area on the stack.
1	20. The method of claim 11 wherein the step of simulating stack actions executing the
2	bytecodes along the path further comprises:
3	inserting pre-determined stack actions for bytecodes maintaining the control flow
4	in the selected method; and
5	calculating stack actions for bytecodes transferring the control flow from the
6	selected method.


1	21. A computer-readable memory for storing the instructions for use in the execution
2	in a computer of the method of claim 1.
1	22. A computer readable memory for storing the instructions for use in the execution
2	in a computer of the method of claim 11.
1	23. A program storage device readable by a machine, tangibly embodying a program
2	of instructions executable by the machine to perform method steps for mapping a
3	valid stack up to a destination program counter, said method steps comprising:
4	mapping a path of control flow on the stack from any start point in a selected
5	method to the destination program counter; and
6	simulating stack actions for executing bytecodes along said path,
7	wherein the step of mapping a path of control flow on the stack comprises:
8	processing a first linear bytecode sequence until the control flow is interrupted;
9	and
10	recording unprocessed targets from any branches in the first linear bytecode
11	sequence for future processing, and
12	where the destination program counter was not reached during an earlier
13	processing of a linear bytecode sequence,
14	processing an additional bytecode linear sequence until the control flow is
15	interrupted; and
16	recording unprocessed targets from any branches in the additional linear bytecode
17	sequence for future processing.

10

# MAPPING A STACK IN A STACK MACHINE ENVIRONMENT ABSTRACT OF THE DISCLOSURE

The stack mapper of the present invention seeks to determine the shape of the stack at a given program counter. This is accomplished by locating all start points possible for a given method, that is, at all of the entry points for the method and all of the exception entry points, and trying to find a path from the beginning of the method to the program counter in question. The mapper first tries to locate a linear path from the beginning of the method, and then interactively processes the sequence of bytes at each branch until the destination program counter is reached. Once the path is found, a simulation is run of the stack through that path, which is used as the virtual stack for the purposes of the garbage collector.





## FIGURE 2

200 0 A LOAD 1 A LOAD 2 JSR6 3 I LOAD IF EQ 0 4 5 I RET A STORE 6 RET 7





FIGURE 3A



304	306
DEST	SRC
P.C.	P.C.
<u> </u>	

302





FIGURE 3B

•






FIGURE 3C





FIGURE 3D



		31	8
	304	306	]
	DEST	SRC	
	P.C.	P.C.	
	6	2	
:			






FIGURE 3E




		318
304	306	
DEST	SRC	
B.C.	B.C.	
6	2	



320

FIGURE 3F



304	306
DEST	SRC
B.C.	B.C.
6	2

318

		320
0		
0 1 2 3 4 5 6 7	6	
2		;
3		
4		ţ
5		
6		
7		

FIGURE 3G





FIGURE 3H



	,	318
304	306	
DEST	SRC	
B.C.	B.C.	
6	2	
		The first section of the section of




FIGURE 3I




FIGURE 4




FIGURE 5

SSM&P Docket No IBM Docket 1

SSM&P Docket No.: 12463
IBM Docket No.: CA998-012

## DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name;

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

MAPPING A STACK IN A STACK MACHINE ENVI	IRONMENT		
the specification of which (check one)			
<u>X</u> is attached hereto.			
was filed on	as United States Application	on Number	
or PCT International Applicatio	n Number		
and was amended on	(if applicable)		
I hereby state that I have reviewed and the claims, as amended by any amendment	d understand the contents of referred to above.	the above identified specifi	cation, including
I acknowledge the duty to disclose info accordance with Title 37, Code of Feder	ermation which is material to al Regulations, Section 1.56	o the patentability of this a 5.	application in
I hereby claim foreign priority benefit foreign application(s) for patent or in which designated at least one country oby checking the box, any foreign application, having a filing date before	eventor's certificate, or §36 other than the United States, cation for patent or inventor	55(a) of any PCT Internationa listed below and have also 's certificate, or PCT Inter	l application
Prior Foreign Application(s)			Priority Claimed
2,241,865	Canada	29 June 1998	<u>X</u> YesNo
(Number)	(Country)	(Day/Month/Year Filed)	Yes No
(Number)	(Country)	(Day/Month/Year Filed)	Yes No
H (Number)	(Country)	(Day/Month/Year Filed)	-
I hereby claim the benefit under 35 U.S	.C. §119(e) of any United St	ates provisional application	(s) listed below.
(Application Number) (	Filing Date)		
(Application Number) (	Filing Date)		
of the claims of this application is no in the manner provided by the first par material to the patentability of this a date of the prior application and the n	agraph of 35 U.S.C. §112, I pplication as defined in 37 ational or PCT international	acknowledge the duty to disc CFR \$1.56 which occurred bet	lose information ween the filing
(Application Serial No.) (	Filing Date)	(Status) (patented, pendir	ng, abandoned)
(Application Serial No.) (	Filing Date)	(Status) (patented, pendir	ng, abandoned)
I hereby declare that all statements mainformation and belief are believed to that willful false statements and the 1 Section 1001 of Title 18 of the United of the application or any patent issued	be true; and further that th ike so made are punishable b States Code and that willful	ese statements were made with v fine or imprisonment, or b	h the knowledge
POWER OF ATTORNEY: As a named inventor this application and transact all busin registration number).	I hereby appoint the follow ess in the Patent and Tradem	ing attorney(s) and/or agent ark Office connected therewi	(s) to prosecute th (list name and
Manny W. Schecter (Reg. 31,722) (Reg. 26,914), Edward A. Penning Redmond, Jr. (Reg. 18,753), Doug No. 40,277), Stephen C. Kaufman Paul J. Otterstedt (Reg. No. 37 Sbrollini (Reg. No. 36,266), Day 25,933) and Louis P. Herzberg (19,225)	gton (Reg. 32,588), Joh glas W. Cameron (Reg. N (Reg. No. 29,551), Dan ,411), Louis J. Percell vid M. Shofi (Reg. No.	nn E. Hoel (Reg. 26,279 Jo. 31,596), Kevin M. Jo niel P. Morris (Reg. No .o (Reg. No. 33,206), Jo	), Joseph C. ordan (Reg. . 32,053), ay P.
Send Correspondence to: Richard L. Cat	ania, Scully, Scott, Murphy	& Presser	
400 Garden Cit	y Plaza, Garden City, New Yo	rk 11530	
Direct Telephone Calls to: (name and te	lephone number) Richard L. C	atania,(516) 742-4343	
Graham Chapman			
Full name of sole or first inver	itor	JUNE 1,	1999
Inventor's Signature		Date	
Nepean, Ontario, Canada			······································
Residence			
<u>Canadian</u> Citizenship			

30 Majestic Dr., Nepean, Ontario, Canada K2G 1C7 Post Office Address

SSM&P Docket No.: 12463
IBM Docket No.: CA998-012

## DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

. 1

Full name of second joint inventor, if any	1-	
John Duimovich J. D.	1/ June 199	
Inventor's signature /	Mate / /	
Ottawa, Ontario, Canada		
Residence		
Canadian		
Citizenship		
666 Rowanwood St., Ottawa, Ontario, Canada, K2A 3E4		
Post Office Address		
Trent Gray-Donald		
Full name of third joint inventor, if any	(4)	¥
	1/ June /99	
Inventor's Signature	bacc	
Ottawa, Ontario, Canada Residence		
Canadian		
Citizenship		
11-170 Cathcart Street, Ottawa, Ontario, Canada K1N 5B9		
Post Office Address		
Full name of fourth joint inventor, if any	1/= 66	11.0
Graeme Johnson	1/ Jane 99	
Inventor's signature	Date	
Ottawa, Ontario, Canada		
Residence		
Canadian Citizenship		
32 Fairbairn Street, Ottawa, Ontario, Canada K1S 1T3 Post Office Address		
Andrew Low Full name of fifth joint inventor, if any		
	1/ June 99	*
Inventor's Signature	Date	
OTTAWA		
Stittsville, Ontario, Canada		
Residence		
Canadian		
Citizenship		
52 Stevenson Ave, OTTAWA KIZ GN  22 Elderwood Trail, Stittsville, Ontario, Canada #25 173		
Post Office Address		